Fig. 2From: ASIC implementation of random number generators using SR latches and its evaluationSR latch. An SR latch consists of two NAND gates and is commonly used to store one bit of information. In this TRNG, the same signal is input to the \(\overline {S}\) and \(\overline {R}\) of the SR latchBack to article page